Two-dimensional (2D) van der Waals semiconductors represent the thinnest, air stable semiconducting materials known. Their unique optical, electronic and mechanical properties hold great potential for harnessing them as key components in novel applications for electronics and optoelectronics. However, the charge transport behavior in 2D semiconductors is more susceptible to external surroundings (e.g. gaseous adsorbates from air and trapped charges in substrates) and their electronic performance is generally lower than corresponding bulk materials due to the fact that surface and bulk coincide. In this article, we review recent progress on the charge transport properties and carrier mobility engineering of 2D transition metal chalcogenides, with a particular focus on the markedly high dependence of carrier mobility on thickness. We unveil the origin of this unique thickness dependence and elaborate the devised strategies to master it for carrier mobility optimization. Specifically, physical and chemical methods towards the optimization of the major factors influencing the extrinsic transport such as electrode/semiconductor contacts, interfacial Coulomb impurities and atomic defects are discussed. In particular, the use of ad-hoc molecules makes it possible to engineer the interface with the dielectric and heal the vacancies in such materials. By casting fresh light onto the theoretical and experimental works, we provide a guide for improving the electronic performance of the 2D semiconductors, with the ultimate goal of achieving technologically viable atomically thin (opto)electronics.
Introduction
Van der Waals (vdW) crystals represent a large family of materials that exhibit unique layered architectures, including graphite, metal oxides, chalcogenides, phosphates, cuprates, which differ on their chemical composition and crystal structure, leading to markedly different properties, e.g. their electronic characteristics can span from metallic to insulating. These materials all share a common feature-large interlayer vdW spacings and weak interlayer interactions, which results in peculiar mechanical properties like interlayer sliding and cleavability. In prehistory (the 4th millennium B.C.) graphite, the most widely known vdW material, was used as pottery paint. Nowadays it is still an unbeatable component for day-to-day applications as pencil cores, motor electrodes, and dry lubricants. The characteristic layered structure also endows vdW materials intriguing chemical and physical properties which make them the building blocks of choice for intercalation chemistry, 1 energy storage, 2 and superconductivity.
Remarkably, the structural anisotropy allows for mechanical exfoliation of vdW crystals down to the atomic scale. 3 two-dimensional (2D) vdW flakes such as monolayers of metal chalcogenides represent the thinnest manifestation of stable materials that exhibit an energy bandgap. Following the success of graphene, 6, 7 the research endeavor on the 2D vdW semiconductors rapidly increased. The concurrence of several unique properties, including the atomic thickness, sizable bandgap, high carrier mobility and absence of dangling bonds, and the fastgrowing synthesis techniques pave the way towards revolutionary applications, such as ultimate atomically-thin-body fieldeffect transistor (FET), [79] [80] [81] [82] stacked vdW superlattices and heterojunctions, 83 valleytronics, [84] [85] [86] [87] [88] [89] and novel flexible and transparent electronics and optoelectronics. [90] [91] [92] [93] [94] [95] [96] [97] [98] [99] Here we will focus on the role of 2D vdW crystals as electroactive channels in FETs and, more specifically, on the factors influencing the electronic performances of the atomically-thin-body FETs and the devised strategies to improve them.
In fact, one of the prime interests in 2D crystals rests in their potential as conduction channels in digital circuits beyond silicon. The characteristic FET scaling length is derived as λ = t s t ox ε s /ε ox , 100 where ε and t are electrical permittivity and thickness, and the subscripts s and ox denote semiconductor and oxide dielectric. The thinner the FET channels, the smaller and faster the FETs will be. [101] [102] [103] Given the material physical limitation (such as surface roughness control) and production yield, the thickness of silicon channels can hardly be less than 5 nm, 104 be-ing much larger than the atomic scale. Exploiting 2D vdW semiconductors as FET channels would enable further device miniaturization after silicon. 105, 106 It is noteworthy that the 2D planar structure also offers full compatibility to conventional semiconductor processing such that they can be perfectly carved for making highly ordered FET arrays, being a critical factor rivaling the 1D nanostructures. The third figure of merit of the vdW semiconductors is the selfsaturated nature of the surfaces which, in principle, contain no dangling bonds and are free of the composition fluctuation at the channel/dielectric interfaces, making them immune to the notorious 'sixth-power law' mobility degradation 107 due to surface roughness (i.e. interface asperity) that occurs in non-vdW superlattices and silicon. 108, 109 The chemical stability is the fourth advantage which makes them stand out over other semiconductor membranes carved from 3D materials (e.g. silicene 110 and germanene), which degrade rapidly in ambient conditions. In contrast, most vdW crystals are stable in air; some of them like graphite and molybdenite exist as minerals in nature.
In the framework of post-silicon microelectronics, a great attention was initially devoted to the metallic graphene for its ultrahigh carrier mobility [3] [4] [5] rather than the 2D vdW semiconductors. 111, 112 It was then realized that it would be extremely difficult to use graphene for any digital application due to the absence of a bandgap, despite sustained efforts on bandgap and device engineering. [113] [114] [115] [116] [117] [118] [119] [120] [121] [122] [123] [124] [125] [126] Renewed interest on 2D vdW semiconductors arose in 2011 when Kis et al. reported high carrier mobility in monolayer MoS 2 FETs. 81, 127 As far as the FET performance is concerned, one of the essential figures of merit is the field-effect mobility (µ FE ), which determines how fast a charge can move through a semiconductor or a metal under the effect of an external electric field. For 2D materials, where surface and bulk structurally coincide, a major yet not fully unanswered question is why in such atomically thin semiconductors carrier mobility undergoes degradation 4, 112 unlike in the corresponding bulk systems, 128 in spite of the immunity to the surface roughness scattering. It appears obvious that the full exposure of the lattice atoms to the environment can lead to strong carrier scattering and lower carrier mobility. In order to find out new strategies for improving carrier mobility, indepth and quantitative answers to the thickness dependence of electronic performances are highly desirable.
Several theoretical studies were performed to cast light onto the charge transport behavior of the 2D vdW semiconductors. Kaasbjerg et al. extensively investigated the role of lattice phonons in MoS 2 monolayers and predicted an intrinsic transport mobility of ∼410 cm 2 V −1 s −1 at room temperature. 129, 130 Jena et al. first considered the scattering generated by long-range Coulomb impurities in multilayer MoS 2 . 131 Li et al. addressed the role of the channel thickness in carrier scattering by considering various scattering mechanisms and ascribed the interfacial impurity scattering as the origin of the strong thickness dependence of mobility. 132 Alongside phonons and Coulomb impurities, Ma et al. were the first to consider the role of remote interface phonons, located in the dielectric, on the electronic behavior and identified the implications of using high-κ dielectric in the atomically-thin-body MoS 2 FET. 133 The above works represent the theoretical framework of this review. On the other hand, a notable experimental effort was devoted to improving the mobility of the 2D vdW flakes by i) eliminating adverse extrinsic factors to attain material characteristics close to their intrinsic behavior, and ii) upon strain engineering to gain extra performance enhancement. To date, dramatic progress has been achieved on the first route in particular through contact optimization and carrier scattering suppression.
The review will discuss the origin of the high thickness dependence of electronic performance exhibited by 2D vdW semiconductors, providing a theoretical insight and summarizing the devised strategies to minimize its effect. A brief introduction is first given in section 1 to illustrate the advantages and current hurdles in using the 2D vdW semiconductors as the active layer in FET devices. Section 2 outlines the material parameters regarding the electronic behavior, including band structure, carrier effective mass, and lattice phonons. In order to provide the reader with information on the typical electronic properties of MX 2 flakes, section 3 gives an exhaustive list of the values of carrier mobility measured so far, together with fabrication and measurement details. The extrinsic and intrinsic factors responsible for the charge transport behavior are outlined in section 4, shining light onto the origin of the dependence of the electronic performances on thickness. Section 5 describes various physical and chemical strategies on mobility engineering developed in recent years, followed by the state-of-the-art performance achieved after the mobility engineering. Section 6 presents the experimental standards one should follow to avoid experimental traps and unintentional errors, which are neglected in some literature. Finally, a summary and outlook on the above-mentioned research field are given that are meant to suggest new avenues to minimize the charge scattering while paving the way towards chemical strategies to be adopted.
Basic material properties
The term chalcogen was proposed around 1930 by Werner Fischer to denote the elements of Group 16. The use of such a term was approved in 1938 by the Committee of the International Union of Chemistry (later IUPAC). 134 It was then widely accepted that the elements sulfur, selenium, and tellurium are named chalcogens whereas their compounds chalcogenides. A large number of chalcogenides exhibit a layered structure and lend themselves to the application as the conduction channels in FETs.
In this section we outline the material parameters pertinent to electronic transport behavior in 2D vdW semiconductors, including crystal structure, phonon vibration mode, band structure, carrier effective mass, and electrical permittivity. Special attention is paid to the variation of these parameters with reducing material thickness, which may lead to mobility change.
Atomic structure
The metal chalcogenides chemical composition discussed in the review can be described by the formula MX 2 (M=Ti, Zr, Hf, V, Nb, Ta, Cr, Mo, W, Pt and X=S, Se, Te). Figure 1a displays the location of these elements in the element periodic table. The layered structure originates from the stacking of hexagonally packed X-M-X trilayer sandwich units. The metal and chalcogen atoms are covalently bonded as individual 'tricomponent' (trilayered) sandwich units while the different sandwich units are held together by weak vdW force, resulting in a remarkably easy mechanical cleavage. In compliance with the terminology used in literature, we call an individual 'tricomponent' sandwich unit as a MX 2 monolayer. Within each layer, the atoms are arranged in configuration of either trigonal prism or octahedron (Fig. 1b) , resulting in different lattice symmetries. It is worth noting that the layered structure is not only limited to the dichalcogenides composed of transition metal elements; some non-transition metal (e.g. Ga, In, Bi, Sn, Pb) chalcogenides and halides also show layered structures. Figure 1c illustrates some examples of monochalcogenides, trichalcogenides and halides that also possess a layered structure. Notably, Bi 2 Se 3 and Bi 2 Te 3 are well-known topological insulators.
Due to compositional variation, the MX 2 family covers a wide range of electronic properties, spanning from those of an insulator like HfS 2 , to semiconductors like MoS 2 and semi-metals like WTe 2 and TeS 2 , way down to true metals like NbS 2 and VSe 2 . 8 In this review article we focus our attention on semiconductors with bandgap around 1-2 eV. As a prototype MX 2 semiconductor, we will especially concentrate on the structure and properties of MoS 2 layers. Figure 1d shows the atomic structure for typical 2H-phased MoS 2 . It exists in nature as the mineral molybdenite and can be easily mechanically exfoliated into few-layer flakes.
Figures 1e and 1f illustrate the optical and atomic force images for an exfoliated MoS 2 flake with consecutive numbers of layers (NL, N is an integer) from 1 to 4. In fact, MoS 2 has three different structural phases: 1T (tetragonal symmetry), 2H (hexagonal symmetry) and 3R (rhombohedral symmetry), as illustrated in Fig. 1g . Among them, the 2H and 3R phases are semiconducting while the 1T phase is metallic. Phase change can occur under external stimuli 136, 137 or chemical treatment, [138] [139] [140] for example, by soaking in n-butyl lithium MoS 2 can undergo phase change from semiconducting 2H to metallic 1T phase. The phase change induced property change has been employed to reduce the contact resistance, as will be discussed in section 5.
Lattice phonon modes
In elastic materials the lattice phonon is a collective atom displacement with atoms vibrating around their equilibrium positions. Such a displacement can modify the carrier pathway in two ways: 1) deformation of the local lattice potential, and 2) formation of electric fields due to polarizability and piezoelectricity of lattices. These two scattering mechanisms will be discussed in section 4.2. Lattice phonons have a thermal origin and exist at non-zero temperatures; hence, unlike other scattering centers phonon is an intrinsic scattering factor.
The phonon modes of bulk MX 2 vdW crystals have been fully investigated in the 1970-80s. Related information such as symmetry representation, vibration mode, and optical activity are well documented in literature. [142] [143] [144] [145] [146] [147] [148] [149] [150] [151] [152] Taking advantage of the capacity to reduce the thickness of the crystal, new information such as frequency shift 153 and excitation of new phonon modes 154, 155 have been acquired in recent years.
According to the energy-momentum (ω-k) dispersion relations, phonons are categorized into two types: acoustic (ω ∝ k at k ≈ 0) and optical (ω ≈ constant), which represent the relative motion There are 6 optical and 3 acoustic branches in the 1L flake while the numbers of optical branches increase to 3×6−3=15 for 2L and bulk samples, due to the doubling of the numbers of atoms in unit cells. Note that the low-frequency LB and C modes are of optical characteristics although they share quite close dispersion behavior to the 3 acoustic modes at high wavenumbers. Reproduced with permission from ref. 35 , copyright 2015, Royal Society of Chemistry. 
phase for adjacent atoms. A simple rule to discern the phonon feature, for instance in a 1D diatomic chain, is that the optical modes are produced when two adjacent atoms move against each other (out-of-phase), while the acoustic modes are produced when they move together (in-phase). Figures 2a and 2b show the calculated dispersion relations for MX 2 monolayer and bulk, respectively. Specifically, for monolayer MX 2 one unit cell comprises one X-M-X sandwich with 3 atoms and thus there are 9 phonon modes (3 acoustic and 6 optical modes). The numbers of atoms in the unit cell increases to 6 for bulk and, accordingly, the numbers of optical modes increases to 15. Figure 2c illustrates the schematic atomic vibration modes, optical activities (Raman, infrared, or inactive, abbreviated here as R, IR and in., respectively), and acoustic/optical features for the monolayer (1L), bilayer (2L) and bulk MoS 2 . Lattice vibration modes are normally classified according to the irreducible representation of the crystal symmetry. For few-layer flakes, the symmetries differ if the flakes have an odd or even number of layers. The odd numbered flakes have a point group symmetry of D 3h owing to the presence of the horizontal reflection plane (σ h ) that passes through the transition metal atom (M). The corresponding representation is Γ= 2A 2 +A 1 +2E +E , 156, 157 where one A 2 and one E are acoustic modes, another A 2 is IR active, A 1 and E are R active, and another E is both R and IR active, as shown in Fig. 2a . In contrast, due to the presence of the inversion symmetry, the symmetry of the even numbered flakes is D 3d with the representation: Γ= 3A 1g +3A 2u +3E g +3E u , 158, 159 where one A 2u and one E u are acoustic modes, the other A 2u and E u are IR active, and A 1g and E g are R active.
For bulk MX 2 , the point group symmetry is enhanced to D 6h due to the gain of translational symmetry along the z axis. 158 The lattice vibrations at Γ point is: 142, 157 where one A 2u and one E 1u are acoustic modes, A 1g , E 1g , and E 2g are R active, another A 2u and E 1u are IR active, and B 2g , B 1u , and E 2u are optically inactive. Here the modes denoted by the letter "E" are doubly degenerate in the xy plane. For the sake of clarity, Table 1 also lists the crystal symmetry, vibration mode, and Raman frequency for the 1L, 2L and bulk MoS 2 .
Band structure and electrical permittivity
When compared to bulk materials, the band structures of 2D materials are considerably modified owing to the quantum confinement effect. The energy-momentum relation (of electrons) and even the positions of band edges can be altered that can lead to a fundamental change of physical properties such as carrier ef- fective mass and dielectric constant, which requires a special attention when comparing the performances of the same material measured at different thicknesses.
In particular, two aspects are closely related to the charge transport. First, the bandgap magnitude determines the height of the Schottky barrier at the semiconductor/electrode interface. Carrier injection into monolayer is more difficult than into bulk owing to a broader bandgap. Second, the effective mass m * directly reflects the intrinsic mobility following the equation µ ∝ 1/m * . Kuc et al. calculated the band structures for MoS 2 with different thickness values from 1L to bulk and systematically revealed the influence of thickness on the position of band edges as well as the size of bandgap. 160 Figure 3 shows the band structures of bulk, 2L and 1L MoS 2 , with the band edges of the valence and conduction bands indicated by arrows. For 2L and bulk MoS 2 the conduction band minimum and the valence band maximum are located at the Γ point and a midpoint between K and Γ, respectively. Both of them shift to the K point for the 1L MoS 2 . The energy-momentum relations at different values of the momentum are not necessarily the same and thus the shift in the conduction band minimum may change the carrier effective mass and the intrinsic mobility. Table 2 lists the thickness modulated carrier effective mass values in MoS 2 calculated by Yun et al. 161 Evidently, the electron effective mass is reduced from 0.551 to 0.483 m e where m e is the electron mass. The slight reduction of carrier effective mass is favorable to achieving high mobility.
Also, reducing thickness by exfoliating the top layers changes the electrostatic surroundings of the remaining low lying layers and, consequently, may alter the carrier screening and electrical permittivity (dielectric constant, ε), forming a third way to modify charge transport. nesses. Monotonic thickness dependence of ε can be traced. Using first-principle calculations, Kumar et al. theoretically studied the influence of thickness on the dielectric properties (in-plane ε and out-of-plane dielectric constant, ε ⊥ ) of Mo and W based chalcogenides. 162 In their calculation, both ε and ε ⊥ decrease as thickness reduces. For instance, ε ⊥ of MoS 2 is reduced from 12.8 to 4.8 when thinned from bulk to monolayer. However, it should be noted that even for a specific sample large discrepancies still exist among different theoretical research groups, which results in tremendous variation in adopting the ε value when calculating the field-effect mobility. 133 Therefore, more accurate measurements or techniques that can lead to more reliable permittivity information need to be developed.
The electrical permittivity can be determined experimentally by optical absorption and reflection techniques. [164] [165] [166] [167] [168] [169] Several groups have measured the ε in thick MoS 2 with different thicknesses. The data from Yim et al. 165 seems to support the reducing trend of ε upon reducing thickness as predicted theoretically by Kumar et 164 If these values are reliable, it would imply no variation of the dielectric permittivity with reducing the thickness. This conclusion is further supported by the optical reflectance measurements from Heinze et al. where they observed nearly similar ε ⊥ between bulk and monolayer in all the visible regime for four types of MX 2 (MoS 2 , MoSe 2 , WS 2 , WSe 2 ). 169 As it will be discussed in section 4, ε determines the polarization function as well as the frequency and the coupling intensity of the surface polar phonon, which is an essential parameter for studying the carrier scattering mechanisms. Reliable information on electrical permittivity is instrumental to gain more accurate understanding on the electronic transport behavior.
3 Electronic performance at early time (with slight or without mobility engineering)
For 2D chalcogenides, their charge transport behavior is more susceptible to lattice defects and external surroundings (e.g. gaseous adsorbates from air and trapped charges in substrates) due to the fact that surface and bulk coincide. In experiment, a wide distribution of carrier mobility exists as a result of varied sample quality and measurement conditions. Table 6 lists typical carrier mobility values of MX 2 chalcogenides reported in recent years. In order to find out the relationship between carrier mobility and extrinsic factors (contact quality, densities of charged impurities and structural defects), the detailed device information, when available, are all reported, including preparation methods (exfoliated or synthesized), channel thickness, contact metals, thermal annealing condition (in situ or ex situ, gas environment, temperature, and duration), interface surroundings, and measurement environment. In spite of the mobility variation, some tendencies can still be singled out. First, the quality of the contact plays a crucial role. High mobility is often seen in samples with appropriate annealing and/or work function matching by suitable electrodes. It is worth noting that devices operated by high-capacitive ionic liquid/gel normally exhibit higher mobility than those gated by common oxide dielectrics. This behavior can be attributed to the improved carrier injection at high carrier density. Second, thicker samples (below ∼10 nm) normally show higher mobility, as a result of protection effect of the outer layers to external scattering centers. Third, the electronic characteristics are temperature dependent, indicative of the important role played by lattice phonons and/or other thermally related scattering factors.
Thickness dependence
The trace of dependence of field-effect mobility on thickness was observed already in 2005 when the MX 2 monolayers were first prepared by mechanical exfoliation. 111 A low mobility range from 0.5 to 3.0 cm 2 V −1 s −1 was reported for MoS 2 and NbSe 2 , showing about two orders of magnitude lower than the corresponding bulk materials. By collecting more data on a broad thickness range, a deeper understanding of the charge transport mechanism was put forward. Figure 5 shows a schematic measurement configuration in a bottom-contact FET and the values of carrier mobility at different semiconductor thicknesses. 132, 176 ( Fig.5e ). 176 The origin of the thickness dependence is rather complex. As will be discussed in section 4.2.1, one of the main reasons is the interfacial Coulomb impurity, 132 which is also an extrinsic scattering factor to be suppressed for achieving high channel mobility.
Temperature dependence
Alongside the thickness dependence, temperature (T ) is a powerful parameter whose tuning allows for exploring the intrinsic carrier scattering mechanisms due to lattice phonons, because the phonon number depends highly on temperature. In contrast, other scattering mechanisms such as Coulomb impurity and atomic vacancy possess a moderate or weak dependence on temperature where temperature mainly embodies its effect through tuning the carrier screening ability and the carrier distribution near the Fermi level. Several theoretical studies have been carried out to investigate the intrinsically phonon-dominated mobility dependence on temperature, which predict a power-law relation between mobility and temperature µ ∝ T γ with γ being a parameter dependent on the phonon type. In high-quality bulk, Fivaz and Mooser predicted γ values of ∼ 2.6, ∼ 1.6, and 1 for homopolar optical, polar optical and acoustic phonons, respectively. 128 They determined that the homopolar optical phonons are the primary scattering centers in most MX 2 chalcogenide crystals. For MoS 2 monolayer, in contrast, Kaasbjerg et al. showed that the scattering around room temperature is co-dominated by the deformation potential of optical phonons (see LO 2 /TO 2 and LO 1 /TO 1 modes in Fig. 2a ) and the Fröhlich interaction (polar optical phonons, see LO 2 /TO 2 modes in Fig. 2a ), which gives rise to γ ∼ 1.69. 129 The acoustic phonons (γ = 1) become leading at temperatures lower than 100 K. Experimentally, however, there have been no reports showing 2D vdW samples that can reach the intrinsic phonon-limited transport regime and exhibit the predicted γ values. As can been seen in Table 6 , the measured γ values range broadly from 0.56 to 2.85 near room temperature, implying the existence of other scattering mechanisms that deviate the anticipated γ values from pure phonon scattering. In high-quality 1L MoS 2 samples with mobility of 60-70 cm 2 V −1 s −1 , Hersam et al. extracted a low γ value ∼ 0.62, 221 being much smaller than 1.69. They attributed the deviation to the presence of remote phonons from underlying oxide substrates and the effect of contact resistance. A close result (γ = 0.72) was observed by Wang et al. in their high-quality vacancy healed 1L MoS 2 samples. 222 In another study on superclean hBN encapsulated MoS 2 , Hone et al. reported high γ values of 1.9 for 1L and 2.5 for 2L samples. 223 All the experimental data indicate that at room temperature the charge transport in 2D vdW semiconductors is not dominated by lattice phonons.
This conclusion is further corroborated by the absolute magnitude of mobility. The theoretically predicted room-temperature mobility limited by phonons amounts to 410 cm 2 V −1 s −1 for 1L MoS 2 . Figure 6 shows the Hall mobility versus temperature for 1L (γ = 1.7) and 2L (γ = 1.1) MoS 2 measured by Jarillo-Herrero et al.
Although they observed γ = 1.7 in long-time in situ annealed 1L MoS 2 , 173 appearing to match the theoretical prediction, the absolute value of mobility is only 20 cm 2 V −1 s −1 , i.e. it is much lower than the predicted value. Hitherto, this high theoretical value has never been reached experimentally (See Table 6 ), indicating that there is still large room for mobility improvement if the extrinsic scattering centers can be effectively suppressed or minimized.
Dependence of electronic phase on carrier density
The layered MX 2 chalcogenides exhibits a rich phase diagram depending on carrier density (n 2D ) as a result of complicated electron-electron interaction. Figure 7 shows the results on carrier density by Iwasa et al. who first investigated the electronic behavior of 20 nm thick MoS 2 over a wide range of n 2D through ionic liquid gating. With this, an extremely high n 2D value up to 10 14 cm −2 is reached such that the superconducting phase can be accessed. As shown in the phase diagram (Fig. 7b) , the thick MoS 2 flake exhibits a semiconducting (insulating) phase as n 2D < 6.7 × 10 12 cm −2 , a metallic phase from 6.7 × 10 12 to 6.8 × 10 13 cm −2 , and a domelike superconducting phase as n 2D > 6.8 × 10 13 cm −2 . The critical density for the insulator-metal transition n 2D = 6.7 × 10 12 cm −2 corresponds to a sheet resistance R s = 21.7 kΩ per square ( Fig. 7d) , which is close to the quantum resistance h/e 2 and is consistent with metalinsulator transition found in other 2D systems.
The metal-insulator transition was soon confirmed in the monolayer MoS 2 samples. 82, 173, 174, 222, 225 However, the superconducting phase is absent, 174, 225 indicating the detrimental role played by the interfacial impurities that are strong enough to destroy the electrostatic surrounding required to form the superconducting cooper pairs.
The semiconducting regime with medium n 2D is critical for FET applications. In this regime, the variation of carrier density has two opposite effects to the channel mobility. On the one hand, high n 2D is beneficial for screening the interfacial impurity potential that increases mobility. On the other hand, high n 2D also increases the carrier energy such that they are interacted with highenergy scattering centers, which may reduce mobility. 132 Hence, there is normally an optimized carrier density for achieving the best carrier mobility.
In very low n 2D regime, some groups reported a hopping-like transport behavior, 221, 226, 227 which was interpreted that most carriers are filled into the band tails where carriers are highly localized. Another possible explanation to this behavior is the presence of large contribution of the contact resistance, which becomes increasingly important at low temperature and produces the artificial behavior of lnσ ∼ T −1/3 since most reports of hopping transport behavior are observed in two-terminal devices. 221, 222, 226 No trace of hopping behavior was seen in the devices with a four-terminal measurement where the contact contribution is eliminated. 82 Instead, only thermal activation behavior was observed in this regime.
Factors related to electronic transport
The carrier mobility of bulk MX 2 chalcogenides can reach ∼200 cm 2 V −1 s −1 at room temperature. 128 Last section showed that most 2D MX 2 chalcogenides exhibit reduced mobility in comparison with their bulk phase. To develop technologically viable 2D semiconductors, especially for the atomically-thin-body FETs, it is highly desired to unravel the origin of such adverse thickness dependence.
It is well known that silicon shows thickness dependence below ∼4 nm with a power-law thickness scaling behavior (µ ∼ t −6 ), 107, 109 as a result of the inevitable compositional transition from SiO 2 dielectric to Si channel, i.e. the issue of surface roughness (SR). However, this factor can be confidently ruled out in case of 2D vdW semiconductors because of the atomically welldefined interlayer interfaces. Studies indicate that there are two aspects responsible for the thickness dependence in the 2D vdW semiconductor: 228 1) carrier injection at the electrode/channel contacts, and 2) carrier scattering mechanism within the conduction channels.
Electrode/semiconductor contacts
Contact issue is ubiquitous at all metal/semiconductor interfaces due to the formation of interfacial Schottky barriers which blocks efficient carrier transfer. Figure 8 shows related studies on the contact resistance for MoS 2 . Strictly speaking, the contact does not affect the intrinsic carrier mobility in semiconductors; this unfavorable effect can be ruled out by employing a transfer-line method or four-terminal measurement (Fig. 8a) . However, the practical FETs collect current with two electrodes (source and drain). In most cases, the field-effect mobility µ FE , defined as the derivative of drain current to gate bias, is used to evaluate the channel performance. Normally the contact resistance does not depend on gate bias as strongly as channel resistance, the presence of contact resistance thus leads to underestimation of semiconductor performance when adopting µ FE as the criterion.
Schottky barrier and Fermi pinning
A Schottky barrier (φ SB ) often forms at the metal/semiconductor interfaces due to the difference of chemical potentials and mismatch of energy levels of the two contacting components. This understanding leads to an empirical rule by reducing the barrier through matching the energy levels of contacting materials. In solid-state physics, low work function metals are expected to inject effectively electrons into n-type semiconductors while metals which possess a high work function are normally employed for p-type semiconductors. Note that the barrier heights for electron and hole injection are normally different, depending on the exact alignment of the energy levels. The carrier conduction type (electron: n-type or hole: p-type) in semiconductor and the practical magnitude of interfacial barrier are determined by the smaller barrier.
However, the actual injection barrier height is also governed by the effect of Fermi level pinning due to the presence of interface states of semiconductors. The pinning effect is more pronounced when the channels becomes atomically thick because the density of interface states enhances considerably. The barrier height φ SB is proportional to the potential difference of the energy levels ∆u, expressed as φ SB = β ∆u with β a coefficient between 0 and 1, representing the strong and weak pinning limits, respectively. 230 It is widely accepted that the electrode/semiconductor contacts play a crucial role in the overall device performance. In early time, the variation of barrier width upon applying gate bias has ever been suggested as the current switching mechanism in FETs with nanostructured channels (e.g. carbon nanotube FETs). 231 Transistors operated under this switching mechanism are termed as 'Schottky barrier transistors'. At low carrier density the injection is dominated by a thermal emission process, while the injection becomes thermal-field emission (thermally assisted tunneling) or even field-emission (direct tunneling) at high carrier density, as shown in Fig. 8b .
Such a switching mechanism has also been proposed on monolayer MoS 2 FETs where a faster variation is observed in contact resistance than channel resistance in the sub-linear conduction regime. 232 It is found later, however, that the influence of contact resistance also depends highly on channel thickness and channel length. The contact may not dominate in FETs with a long channel length. In another report on mechanically exfoliated bilayer and hexalayer MoS 2 samples, Chen et al. reported that the contact resistance comprises only 5-20% of the total channel resistance, 180 indicating that the heights of contact barriers are smaller in thick flakes.
Furthermore, for the few-layer thick 2D semiconductors, the contact barrier height can be modified by the quantum confinement effect through the change of semiconductor bandgap. 233 To address this issue, Li et al. performed a systematic thickness scaling study on the Au/2D MoS 2 contacts using the transfer line method to extract the area normalized contact resistivity (ρ c ) for each MoS 2 layer. 229 For MoS 2 thinner than 5 layers, the contact resistivity sharply increases with reducing MoS 2 thickness, as a consequence of bandgap expansion (Fig. 8c) . Figure 8d plots a full evolution diagram of energy level alignment to elucidate the thickness scaling effect. The interfacial potential barrier is varied from 0.3 to 0.6 eV with merely reducing MoS 2 thickness. The thickness-dependent barrier height for charge injection is one of the reasons responsible for the field-effect mobility degradation in the ultrathin flakes. Hence, optimizing the contact quality is crucial for improving the mobility of the two-terminal FETs with 2D semiconductor channels. At electrode/semiconductor contacts, current is not injected
Current crowding effect
uniformly along the entire contact length (L c ) but rather concentrates at the two near-end edges of the two injection contacts, which is called 'current crowding effect'. It is important to understand this effect if one needs to compromise the contact length and area occupancy of electrodes in a limited chip area during device design. We discuss it here as basic knowledge aiming to emphasize some experimental standards for four-terminal measurements, as will be seen in section 6.2.
For 2D channels, the vertical current injection path at the electrode/channel interface and the lateral current distribution in the channels can be analytically solved via a resistor network model, 234 in which the electrode/channel stack is divided into infinite resistor and conductor elements. Figure 9a shows the schematic distribution of the impedance elements at the contact interface dG = ρ −1 c wdx and in the channel dR = R s w −1 dx, where R s , ρ c , w, and x denote the channel square resistivity, area contact resistivity, channel width, and channel coordinate, respectively. It has been derived that the lateral channel current i(x), vertical interface potential u(x), and vertical injection density j(x) satisfy the relations below 234
where η = L c /L T is the injection factor, and L T = ρ c /R s is the transfer length, which is a characteristic length for current injection phenomena. In particular, R c , R s , and ρ c are linked by
According to Eqs. (1)-(3), the carrier injection at contact is governed by the η factor which is a function of L c , ρ c , and R s . Figure 9a depicts an illustrative distribution of i(x), u(x), and j(x) at η = 1. Apparently, the injection is rather asymmetric along the x axis. To deepen our understanding, Fig. 9b plots two extreme cases for η = 0 and 10. As η = 0 (e.g. in presence of a superconducting channel with R s = 0 or a bad contact with ρ c → ∞), the current is uniformly injected along the entire channel. At η = 10 (e.g. in case of a wide electrode with large L c or small ρ c ), the crowding behavior is aggravated and half of the current is injected from ∼10% portion from the side. For typical MoS 2 devices η is in the range of 2-5 depending on gate bias.
In device physics, one can use the transfer length L T = ρ c /R s to estimate the minimum electrode length (few times of L T ) that enables efficient current injection. For Ti contacted 1L MoS 2 , Ye et al. estimated L T is 1.26 µm at 0 V gate bias and drops to 0.63 µm at high gate biases. 232 They suggested that the contact length should be at least 1 µm (1.5 L T ) to guarantee good contact at device on state. In contrast to the shrinking tendency with increasing gate bias, Chen et al. observed an L T behavior increasing with elevating gate bias in their few-layer samples. 180 It increases from 20 to 80 nm for Ti/2L MoS 2 contact, from 50 to 180 nm for Ti/6L MoS 2 , and from 30 to 200 nm for Au/6L MoS 2 . Independently, Li et al. extracted L T from 200-400 nm for thermally annealed Au contacted few-layer MoS 2 (2-9 L). 229 It seems that the contact length depends highly on the semiconductor thickness and whether the samples are undergone annealing treatment. For most appropriate annealed devices, contact length would not be a limit to MoS 2 performance since most devices employ electrode longer than 500 nm (limited by lithographic resolution).
Carrier scattering mechanisms
In this subsection, we give a fundamental introduction to the main scattering mechanisms in semiconductors, including Coulomb impurities, lattice phonons and remote interfacial phonons. Figure 10 schematically depicts the carrier scattering processes where the orange balls and dashed arrows represent the carriers and their transport paths, respectively. The change in the direction of carrier path results in a scattering event. The common method to calculate the scattering rates for each mechanism is to solve the Boltzmann transport equation within the relaxationtime approximation. To this end, one has to derive the scattering matrix elements M 2D , electron polarization function for the 2D channels ε 2D , and configurative form factor Φ(q,t) according to the device configuration. Here, we will summarize the main theoretical results and show the derived calculating formulae without dealing with the derivation. For the detailed theoretical analyses, we recommend the readers refer to related literature. [235] [236] [237] [238] the channel/dielectric interface. Each point impurity imposes its scattering potential V (d) to channel carriers via the longrange Coulomb interaction. Figure 10a schematically shows two point impurity located at the top and bottom channel surfaces and the evanescent scattering potential around them. The interaction distance between a point impurity and a conduction electron is d. With the advent of silicon FETs, 238 superlattice, 109, 241 and graphene, 239, 240 it is proved that the randomly distributed Coulomb impurities are one type of leading scattering mechanisms. In comparison with silicon FETs, where impurities come mainly from the residual metals ions and unsaturated silicon bonds at the channel/dielectric interfaces, the sources of the Coulomb impurities in 2D semiconductors are much richer. Additional impurities such as gaseous adsorbates and chemical residues can also be introduced during device fabrication. The 'dirty' surface condition is one of the main reasons for the low mobility in 2D vdW crystals.
Interfacial impurities
While the theoretical calculations on various symmetric systems (i.e. superlattices, graphene, and silicon FETs) have been performed, the calculation on a generalized asymmetric system remains invalid. As mentioned, the challenging parts are the derivations of scattering matrix element M 2D , configurative form factor Φ(q,t), and carrier polarization function ε 2D according to the exact device configurative parameters (i.e., carrier distribution, symmetry of dielectric surroundings, and channel thickness). In most symmetric systems, the three terms can be analytically expressed, 109,238-241 while they are only numerically solvable for complex systems. 131 Figure 11 depicts the difference for four device configurations. Here we use ε i (i= 1, 2, 3) to denote the dielectric constants for different layers of channel and dielectrics. For superlattice with a periodic structure of two semiconductor layers (Fig. 11c) , one often adopts a symmetric carrier distribution (trigonometric) and a dielectric environment (ε 2 = ε 3 ). For graphene (Fig. 11b) , the thickness of channel (0.35 nm) is negligible which enables the use of a pulse-like (δ function) to represent the carrier distribution. In general, the high symmetries exhibited enable analytic expression for the three factors of M 2D , ε 2D , and Φ(q,t). The situation is difficult in case of silicon FETs (Fig. 11a) because it involves many configurative asymmetries. Upon adopting an empirical form of carrier distribution, analytic forms for the three items can still be reached. 238 Nevertheless, none of the three device configurations is suitable for the generalized MoS 2 FET since it possesses a finite channel thickness (non-negligible thickness), asymmetric dielectric environments (i.e., ε 2 = ε 3 ), and lopsided carrier distribution (close to the gated dielectric). Compared to silicon, the MoS 2 FET has one more top dielectric needed to be considered. 131 They achieved the carrier distribution in multilayer MoS 2 by numerically solving the Schrödinger-Poisson equation. Such a treatment, albeit accurate, requires a case-by-case calculation for each channel thickness or gate bias because any variation of them would change the carrier distribution. Later on, they did an analogue simplification to graphene for calculating monolayer MoS 2 with adopting zero channel thickness and symmetric carrier distribution. 133 To combine accuracy and convenience, Li et al. employed a phenomenological method by adopting the carrier distribution from silicon FET. 132 In their calculation they strictly considered the configurative parameters of devices, including non-zero channel thickness, asymmetric surroundings, positions of interfacial impurities. This method allowed them, for the first time, to shed light onto the dependence of mobility over the full range thickness. In their calculation, the impurity scattering rate can be expressed as a linear combination of the contributions from the top and bottom channel surfaces as
where the subscript bot/top denotes the bottom/top interface, t, and n are the channel thickness and density of impurity, and α is the scattering coefficient calculated. They compared the scattering rates for impurities located at bottom and top surfaces, as well as the dependence of the scattering rates for different scattering centers (including lattice phonons) on channel thickness. The scattering coefficients α bot and α top versus channel thickness for back-SiO 2 -gated and top-HfO 2 -gated FET configurations are given in Figs. 12a and 12b , respectively.
Two major pieces of information can be understood. First, the impurity scattering from the interface of gated dielectric is stronger than the ungated interface as a result of distribution unbalance of carriers upon applying gate bias. For the monolayer MoS 2 , the scattering from charged impurity would outperform that from phonons if the gated interface had impurity density higher than ∼ 2 × 10 12 cm −1 . Second, the impurity scattering is considerably enhanced in extremely thinned channels, resulting from the reduction of interaction distance (d NL ) between impurities and carriers. As an example, Fig. 12c shows the carrier distribution and the interaction distance d 1L and d 3L for the back-gated 1L and 3L FET channels, respectively. The carriers in the thinner 1L channel are located closer to the gated bottom dielectric due to electrostatic equilibrium, resulting in a smaller d 1L than d 3L . Since scattering potential V (d) ∝ d −1 , the scattering intensity on the thin channels is stronger than on the thick ones. Therefore, the variation of interaction distance with channel thickness is the direct origin for the dependence of carrier mobility on thickness. 132 Figure 12d compares the experiment and calculation of the mobility values at different thicknesses. Reasonable agreement is reached in terms of the thickness dependence.
Based on the above results, a general conclusion can be drawn that it is crucial to achieve clean channel interfaces in order to realize high mobility in the extremely thinned 2D semiconductors. Specific strategies will be discussed in section 5.2. 
Deformation potential
In semiconductors the lattice potential determines the band structure. The atomic displacement (a) due to lattice phonon forms a perturbation to band edges. Lattice phonons can scatter off the electron waves through the potential deformation, as shown in Fig. 10b . For acoustic phonons, adjacent atoms move in the same direction and the modification of interatomic distance δ A ∝ δ a, with A the interatomic distance in equilibrium. Hence the shift of band edges can be written as δ E = Ξ · δ a/A in a linear approximation, where Ξ is the deformation potential of acoustic phonons. For optical phonons, adjacent atoms move in the opposite direction and δ A ∝ a. Thus energy shift can be expanded as δ E = D 0 a + D 1 · δ a/A with D i the i-th order deformation potential. Phonon scattering depends highly on temperature because the number of phonons follows the Bose-Einstein distribution N q = 1/[exp(hω/k B T ) − 1], wherehω is the phonon energy. The expressions of phonon scattering rates and related physical parameters for monolayer MoS 2 have been derived by Kaasbjerg et al. 129, 130 Table 3 summarizes the phonon parameters required in the calculation. To account for the screening effect, Jena et al. included the electron polarization function ε 2D in the calculation. Hence the scattering rate due to deformation potential of the acoustic phonon is written as 133 
where k B , T , andh are the Boltzmann constant, temperature, and Planck constant, respectively, and θ is the elastic scattering angle from the initial momentum k to the final momentumto k , and ε 2D is the electron polarization function in the 2D semiconductor.
The meanings and values of other parameters related to MoS 2 are listed in Table 3 . Similarly, the scattering rate of the polar phonons is given by 133 1
where Θ[] is the step function, E k is the carrier energy at momentum k, ω is the phonon frequency, and q = 2k · sin(θ /2) is the scattering vector. The superscript + and − represent scattering processes with absorbing and releasing a phonon, respectively. The subscripts 0 and 1 denote the zeroth-and first-order optical deformation potential, respectively.
Fröhlich and piezoelectric interactions
In compound semiconductors like GaAs and all MX 2 chalcogenides, dipole moments forms between adjacent cation and anion due to the polar nature of the chemical bonds. Deformation of the lattice by polar phonons perturbs the dipole moment between atoms which results in an electric field that is coupled to carriers, as shown in Fig. 10c . Polar optical phonon scattering, known as Fröhlich interaction, is normally strong near room temperature. In contrast, the polar acoustic phonon scattering, known as piezoelectric interaction, is typically weak. 130 The scattering rate for Fröhlich interaction is given by 133,242
where e and ε 0 are the elementary charge and vacuum permittivity, respectively, the superscripts of 0 and ∞ in the permittivity denote the static and high-frequency values, respectively, and Φ(q,t) is the thickness-dependent configurative form factor. A simplified version of Φ(q,t) for monolayer channels (within zero-thickness approximation) is available in ref. 240 
where M qλ PE is the independent component of the piezoelectric tensor of the 2D hexagonal lattice, e 11 is the piezoelectric constant, erfc() is the complementary error function, σ is an effective width of the electron wave functions, and A λ (q) is the anisotropy factor that accounts for the anisotropic angular dependence of the piezoelectric interaction. Within the long-wavelength approximation, the high-temperature relaxation time for piezoelectric scattering can be calculated together with the acoustic phonon scattering as 130 1 Electrons in semiconductors, especially in the inversion layer of electrically gated FET channels, can excite phonons in the surrounding dielectrics via long-range Coulomb interactions, if the dielectrics support polar vibrational modes, as shown in Fig 10d. They are long recognized as 'remote interface phonons' (RIP) or 'surface optical phonons' (SOP) and exist in dielectrics near the inversion layers in silicon 243, 244 , organic FETs, [245] [246] [247] and graphene. [248] [249] [250] [251] [252] [253] The RIP scattering may not be a significant scattering mechanism in low-field transport or in FETs using low-κ dielectrics, but it can become important at high fields, 253 large inversion densities or high-κ dielectric surroundings, as pointed out by Moore et al. 243, 244 Experimental studies on organic FETs indicate that the use of high κ dielectric degrades FET carrier mobility. [245] [246] [247] Table 4 lists the RIP modes for commonly used dielectrics, which are useful for theoretical calculation and device design.
Remote interfacial phonons
On the assumptions of zero thickness for 2D channels and semiinfinite for dielectrics, the electron-RIP coupling parameter is
where ε i (i= 1, 2, 3) denotes the dielectric constants for different layers of channel and dielectrics as shown in Fig. 11 , and
The scattering rate due to RIP can be written as 133 1
The significant room-temperature RIP scattering rate for high-κ dielectric in monolayer MoS 2 FETs poses a challenge to the dielectric screening engineering advocated, 81, 241 which is oriented
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to enhance carrier mobility. We will elaborate this issue in section 5.3.
Atomic and structural defects
Atomic and structural defects can create midgap energy states or highly localized band tails and considerable affect charge transport in semiconductors. There are many different types of defects, ranging from spatially extended structures (e.g., grain boundaries, dislocations, and precipitates), to pairs and complexes, to isolated vacancies or impurities. The theoretical and experimental studies on the defects are very active in the field of electronic band structure calculation [254] [255] [256] [257] [258] [259] [260] [261] [262] because defect chemistry brings about industrial applications. For instance, the sulfur vacancies in MoS 2 enable its use as chemical catalysis for desulfurization in petrochemistry 263, 264 and water splitting. [265] [266] [267] [268] The defect scattering is normally not considered in high-quality superlattices and silicon FETs, 238 because the very low density causes negligible scattering rates relative to other mechanisms. However, the defect density is by no means low in the 2D vdW crystals. Figure 13 show the structures and corresponding formation energies of different atomic defects in MoS 2 . The sulfur vacancies have a rather low formation energy of ∼1.6 eV, hence the anion vacancies tend to form in chalcogenides, just like in oxides (e.g. ZnO), which is presumably a strong scattering source when the sample quality is not sufficiently high.
High-resolution TEM experiments revealed the presence of large amounts of point defects and grain boundaries in natural and synthesized MoS 2 . 227, 262, 270, 271 It is found that the structures of dominant defects correlate closely with material growth methods. For samples prepared by mechanical exfoliation and chemical vapor deposition (CVD), sulfur vacancy defects with one (denoted as V S , Fig. 13a ) or two (V S2 ) S atoms absent are frequently observed, while the dominant defects for the physical vapor deposited (PVD) samples are antisite defects with one Mo atom replacing one (Mo S , Fig. 13e ) or two (Mo S2 , Fig. 13g ) S atoms. 271 The density of sulfur vacancy can reach (1.2 ± 0.4) × 10 13 cm −2 in exfoliated and CVD samples, corresponding to a surprisingly high atomic percentages of 0.4%. Undoubtedly, atomic defects would play an important role in carrier scattering, if such high-level defects are present in device channels.
Wang et al. attributed the presence of sulfur vacancies as the reason for the hopping transport behavior observed in low carrier density regime. 227 The short-range vacancy scattering is also proposed as one of the scattering mechanisms in the CVD MoS 2 flakes by Eda et al. 225 With long-time in situ thermal annealing to minimize contact resistance, they estimated a high roomtemperature mobility of 45 cm 2 V −1 s −1 and an intrinsic mobility of 58 cm 2 V −1 s −1 after deducting the effect of short-range vacancy scattering. Since the anion vacancies could be the leading scattering centers, vacancy repair is expected to improve device performance.
Hitherto, there has been no theoretical work on the vacancy scattering in 2D vdW semiconductors. However, one can quickly grasp its basic characteristics by looking through previous works on their bulk 272, 273 and 2D analogue graphene. 274, 275 Unlike Coulomb impurity scattering, vacancy scattering is a kind of short-range interaction with interaction range comparable to the lattice spacing (Fig. 10e) . In this case, the scattering potential can be treated as a δ function. 275 The scattering matrix in low-energy regime becomes dispersionless on energy for 2D semiconductors because the Fourier transformation of the real space δ potential is a constant in the reciprocal momentum space, which results in a constant scattering matrix. Hence, the scattering rate of atomic vacancies is independent on carrier density, manifested itself as a resistivity background as in graphene. 274 In addition the vacancy scattering in 2D systems should be weakly dependent on temperature or channel thickness because the defect density is independent on these two parameters. It would reduce the temperature dependence of mobility and the temperature exponent γ, once vacancy scattering becomes important. In this sense, the low γ values (∼0.7) observed in clean samples 221, 222 is likely indicative of the emergent dominance of vacancy scattering. Overall, it is expected that defect scattering would become paramount in very clean samples or at low temperature when Coulomb impurity and phonon scattering rates are low. 223 Grain boundary is another typical form of defect commonly present in synthesized samples. Figures 14a-14f show two types of grain boundaries (the mirror and title type), as seen by optical microscopy and photoluminescent mapping. 270 grain boundaries disrupt or modify electronic transport. Hone et al. compared the electronic transport properties of exfoliated and synthesized MoS 2 flakes with room temperature mobilities from 1 to 8 cm 2 V −1 s −1 . 270 They found that device performance strongly depends on the boundary type as well as current flow direction. The mirror twin boundary has little effect on channel conductivity when current is perpendicular to boundary and, surprisingly, it slightly increases the on-state conductivity by when current flows in parallel (Fig. 14g) . This observation suggests that the few-atom-wide twin boundaries, although still semiconducting, have similar conductivity of pristine MoS 2 . In contrast, the tilt boundary generally degrades the device performances to large extent in any current directions (Fig. 14h) . A wide variation of the conductance (5-80%) is observed among devices, implying a complicated dependence of electronic structure at boundaries on the tilt angle and atomic structure. 278 
Other scattering mechanisms
Besides above mechanisms, other scattering factors such as electron-electron collision and surface corrugation could also be a correction the overall electronic performance. It is noteworthy that all the above mechanisms are discussed within the assumption of low-energy, intraband approximation and they are suitable only for the transport behavior at low fields. More complicated scattering processes including interband scattering under high electrical and magnetic fields are beyond the scope of this review and will not be discussed here.
Mobility engineering strategies and state-ofthe-art performance

Contact optimization
It is well known that the presence of contact resistance strongly limits the current carrying capacity in FETs. The contact resistance for 2D chalcogenides ranges from 10-100 kΩ · µm at Au/MoS 2 contacts 229 to ∼ 1 kΩ · µm with graphene/2L WSe 2 contacts. 215 These values are at least 1-2 orders higher than the requirement of the deep-nanometer technological node in semiconductor industry. Hence, optimizing the electrode/channel contacts is highly desired. Figure 15 summarizes the mobility engineering strategies devised for contact optimization. Thermal annealing is traditionally used to reduce contact resistance. This technique is particularly necessary and effective for the 2D chalcogenide FETs. JarilloHerrero et al. found that large contact resistance is the main reason for the low field-effect mobility in thermally untreated 2D FETs. 173 A huge drop in contact resistance, with 2 orders of magnitude in monolayer and more than 1 order of magnitude in bilayer MoS 2 devices, was observed after long-time (12 h), low-temperature (120 • C) in situ thermal annealing (Fig. 15b) . Remarkably high room temperature mobility values of 20-50 and 80-150 cm 2 V −1 s −1 were observed in monolayer and bilayer MoS 2 , respectively. In their experiment, low annealing temperature was used likely because of the safety limitation of test cables and cryostat, which, however, favorably prevents the decomposition of MoS 2 during annealing and the creation of sulfur vacancies, a kind of short-range carrier scattering center. The similar behavior has been observed in CVD MoS 2 samples by Eda et al. 225 and 1L WS 2 samples by Kis et al. 209 (Fig. 15a) . Figure 15c shows the real-time monitor of the mobility evolution with annealing time for the 1L WS 2 sample under both twoterminal and four-terminal measurement. After a long annealing time of 150 h, the mobility extracted by four-terminal method remains 2-fold higher than that extracted by two-terminal method, suggesting that the contact issue, though largely reduced, cannot be completely eliminated by thermal annealing.
Energy level matching between electrodes and semiconductors was also employed to improve the field-effect mobility. The height of the contact barrier is highly related to the work function of metal electrodes, as shown in inset of Fig. 15d . The metal Sc, with a low work function of 3.5 eV which is close to the electron affinity of MoS 2 ∼4.0 eV, is found to form electrically transparent interface with thick MoS 2 . 182 The mobility reaches 180 cm 2 V −1 s −1 in ∼10 nm MoS 2 devices. The pinning coefficient is estimated to be 0.1, as compared with ∼0.3 in bulk silicon, suggesting the presence of extremely strong pining effect in the 2D semiconductors due to the full exposure of channel surfaces. Nevertheless, the energy level matching with Sc electrode seems an effective way to improve mobility for thick channels but to be much less influential for ultrathin samples. The carrier mobility was found to sharply drop to 25 cm 2 V −1 s −1 in ∼2 nm MoS 2 , indicating a more complicated behavior in the ultrathin regime. This can be ascribed to the expansions of bandgap and contact barrier due to quantum confinement (Fig. 8d) . Owing to the upshift of conduction band in the few-layer MoS 2 , electrodes with lower work functions are required to match the high-lying conduction band.
Graphene is also explored as a contact material to chalcogenides because it is a unique Dirac metal whose work function can be broadly tuned upon applying gate voltage. 217, 223, 281, 282 In particular, graphene contacted MoS 2 shows extremely high lowtemperature mobility when encapsulated by clean BN. 223, 282 The devices with graphene contacts will be discussed in section 5.5.
Besides the empirical strategy, band structure calculation is also used to understand the interface physics to facilitate contact design between metal and monolayer WSe 2 (Figs. 8e-8g) . Calculations based on ab initio density functional theory (DFT) indicate that using d-orbital electron abundant transition metals as contacts like Ag and Ti are beneficial to form better electron injection into WSe 2 because the d-orbitals in these metals can hybridize with the d-orbitals in the Se and W atoms (Fig. 8h) . 279 A considerably high carrier mobility of 142 cm 2 V −1 s −1 is measured in thermally annealed Ag contacted monolayer WSe 2 samples in vacuum environment.
Apart from the rational choice of contact metals, contact doping by gas molecules or alkali metals is also developed as a chemical strategy to optimize contact quality. 184, 280 By introducing highly active electron donor NO 2 to form heavily doped contact areas (Fig. 15i) , Javey et al. observed a high mobility of 250 cm 2 V −1 s −1 in top ZrO 2 gated, Pd contacted p-type monolayer WSe 2 FETs (Fig. 15j) . 280 They carefully compared the device current before and after NO 2 doping and about 3 orders of magnitude enhancement in device current was observed (Fig. 15k) , indicating the critical role of contact in achieving high device performance. Additionally, they observed a high mobility of >110 cm 2 V −1 s −1 in a potassium doped 3L WSe 2 FET. 184 For the same reason, ionic liquid gating is used for contact engineering. 216, 217 This is because the injection of charges is assisted by high carrier density in channels near the metal/semiconductor contacts, which largely decreases the width of the injection barrier. As a result, carrier injection from the source/drain contacts is controlled by tunneling instead of by the over-the-barrier thermal activation process (Fig. 8b) . Zhou et al. reported a high electron and hole mobility of ∼200 cm 2 V −1 s −1 at 160 K and at ∼300 cm 2 V −1 s −1 at 77 K in 6 nm WSe 2 . 217 Similarly, JarilloHerrero et al. achieved a low contact resistance of <330 Ω · µm and a high mobility of ∼600 cm 2 V −1 s −1 at 220K in 3L WSe 2 . 216 Artificial engineered phase change has also been developed to increase contact quality. [137] [138] [139] For chalcogenides, different atomic structures and phases may exhibit distinct electronic properties. Typically, the 2H phase of MoS 2 is metallic while the 1T phase is semiconducting. After replacing the 2H phase with the 1T phase, Chhowalla et al. observed a ∼5-fold decrease of contact resistance from 1.1 to 0.2 kΩ · µm at zero gate bias, 138 a value comparable to the source/drain parasitic resistance in silicon FETs (290 Ω · µm and Ω · µm for planar and SOI low standby power CMOS, respectively). As a result, the carrier mobility increases from 19 to 46 cm 2 V −1 s −1 . Direct doping and metallization at contacts is a promising way to achieve technologically viable 2D FETs.
Reduction of impurity scattering
Before discussing the technical routes, we first remark on the origins of the Coulomb impurities and corresponding experimental evidence, which may help to understand the nature behind. Figure 16a schematically displays the sources of Coulomb impurities at the both interfaces of the FET channels, including gaseous adsorbates (e.g. humidity and oxygen molecules), unsaturated chemical bonds/groups at dielectric surface, and chemical residues during device fabrication. It has been pointed out that the device current is higher in vacuum than in ambient measurement environment (Fig. 16b) . 181, 221 The gaseous adsorbate such as humidity and oxygen molecules 170, 181, 283 which results in charge transfer to channel are believed to be an important Coulomb impurity source. The second impurity source can be attributed to chemical residues introduced during device fabrication, as evidenced by the increase in channel current in both exfoliated and CVD devices after performing long-time thermal annealing under ultrahigh vacuum. 173, 225 The dangling bonds, hydroxyl groups and charged ions in the surface of dielectric 284 are believed to be the third type of impurity source since a remarkable current increase is observed in suspended MoS 2 channels by etching out the underlying SiO 2 dielectric (Fig. 16c) . 178, 179, 193 Figure 16b-16d show the main three schemes developed to suppress the Coulomb impurity sources including 1) thermal desorption at ultrahigh vacuum (Fig. 16b) , 2) channel suspension to remove the bottom impurities (Fig. 16c) , and 3) channel encapsulation by clean dielectrics such as the vdW dielectric hexagonal boron nitride (hBN) and hydrophobic polymers (e.g. PMMA) (Fig. 16d , only encapsulation at the bottom side is shown).
Thermal desorption is proven one of the most effective methods to improve mobility in chalcogenide. In the high vacuum measurement (2×10 −6 Torr), Hersam et al. observed the highest room-temperature mobility of 60-70 cm 2 V −1 s −1 for pristine (neither encapsulated nor suspended), two-terminal (mobility underestimation due to contact resistance) 1L MoS 2 , 221 demonstrating that the gaseous adsorbates are one of the leading scattering centers. Here, it deserves to note the different roles played by the annealing surroundings. Annealing ex situ can only influence the contact quality while in situ vacuum annealing can further remove gaseous adsorbates. In addition, an ultrahigh vacuum and long-time treatment is particularly critical to complete the adsorbate desorption. 173, 209 Among the three schemes to suppress interfacial impurities, the first and third are technological viable but the second one is only of scientific interest since a suspended channel would cause severe issues in mechanical stability. Besides, the channel suspension scheme on 2D chalcogenides seems not as successful as graphene. Naively, one expects suspended devices to have higher mobility, due to removal of substrates that introduce trapped charges and other scattering centers. However, the electronic performance of most suspended 1L MX 2 flakes fabricated to date remains much lower than SiO 2 supported samples. 178, 179, 193 One possible explanation is the higher chemical activity of MX 2 chalcogenides than graphene in the substrate etchant which produces new scattering sites on channels after dielectric etching treatment. 193 Additionally, the general worse contact in chalcogenides devices could be another factor in limiting the performance of suspended MX 2 flakes. Recently, Lau et al. investigated the effect of thermal annealing condition on the suspended MoS 2 samples and they showed remarkable increase in mobility from 46 to 105 cm 2 V −1 s −1 for a 17 nm thick sample. 193 Channel encapsulation is always a challenging task due to either the incompatibility of encapsulation materials to processing (e.g. PMMA) or the complexity in fabrication (e.g. hBN). Nonetheless, interface engineering via channel encapsulation has been applied to fabricate high-performance MoS 2 FETs. By placing multiple MoS 2 flakes on PMMA dielectric and using four-terminal measurements, Fuhrer et al. demonstrated a high mobility value of ∼500 cm 2 V −1 s −1 in ∼50 nm MoS 2 . 285 With a similar dielectric material, Hu et al. observed a room-temperature mobility of 1055 cm 2 V −1 s −1 in back-gated multilayer InSe, 286 being an extremely high value comparable to silicon.
The atomically flat vdW dielectric hBN, which is free of dangling bond and thus is in principle free of trapped charges, has proven to be beneficial for graphene electronics. [287] [288] [289] It is naturally introduced into the chalcogenide devices. Kim et al. first adopted hBN as dielectric layer in MoS 2 FETs. 176 An order of magnitude enhancement in field-effect mobility, from 0.5 to 7.6 cm 2 V −1 s −1 , is observed in the hBN supported monolayer MoS 2 FETs, as compared with the conventional SiO 2 supported devices. A high mobility of ∼45 cm 2 V −1 s −1 is measured in a trilayer device. By comparing the mobility trend versus channel thickness, the authors pointed out that there is likely a remarkable contribution from the electrode/channel contacts that limit the mobility because contact resistance decreases with increasing channel thickness. Independently, Tsukagoshi et al. also fabricated hBN supported MoS 2 FETs and observed similar behavior of mobility enhancement and thickness dependence. 177 Moreover, they studied the temperature dependence and revealed that the clean hBN dielectric can suppress the carrier traps at channel/dielectric interface, which converts the carrier transport in monolayer MoS 2 from hopping to thermal activation mode. Besides MoS 2 , other MX 2 chalcogenides were also explored. The mobility enhancement from 17 to 80 cm 2 V −1 s −1 is observed in 4L WS 2 after replacing the underlying dielectric from SiO 2 to clean hBN. 211 
Dielectric screening versus RIP scattering
Since Coulomb impurity is one of the main scattering mechanisms in FETs, a dielectric engineering, i.e., employing high κ dielectrics, was proposed to be a strategy to reduce the Coulomb impurity scattering to carriers for the reason that the elevated permittivity of dielectrics is expected to enhance the screening ability to the adverse scattering potentials from internal and external Coulomb impurities. 241 This strategy would be justifiable, if the adopted high κ dielectrics do not bring remote interfacial phonons, and appears working on 2D chalcogenides with low initial mobility. A noticeable performance enhancement was observed in monolayer MoS 2 and SnS2 flakes, 81, 219 with carrier mobility increasing from few to ∼50 cm 2 V −1 s −1 .
In fact, there is a growing controversy on the exact role of the dielectric environment in suppressing carrier scattering. Early on, it was found that high-κ dielectrics lead to low carrier mobility in FETs made of silicon and organic materials because of the carrier scattering of polar phonon at the channel/dielectric interfaces. [243] [244] [245] [246] [247] In high-quality graphene, Geim et al. also pointed out that screening of Coulomb impurities by high-κ dielectrics has little effect on mobility. 290 The same is also true in chalcogenides. Several groups confirmed that the introduction of high-κ dielectrics deteriorates, rather than improves, the mobility of high-quality chalcogenide devices. 138, 217 In MoS 2 FETs with high initial mobility, Liao et al. recently observed a mobility degradation of 30-50% in top HfO 2 gated MoS 2 , as compared with back SiO 2 gated devices. 291 Conversely, when dielectrics without available RIP modes are used such as polymer parylene, 2-3 fold enhancement in mobility, from ∼50 to 100-150 cm 2 V −1 s −1 , was observed in 10 nm MoSe 2 samples. 203 All the experimental observations can be well explained by taking into account the adverse RIP scattering accompanied by the use of high-κ dielectrics. Ma and Jena et al. found that a FET can gain additional mobility enhancement from dielectric screening when the average permittivity of the top and bottom dielectrics is smaller than a critical value of 10. 133 The adverse RIP scattering would outperform and degrade mobility once the average permittivity is higher than the critical value.
In this sense, the early observation of mobility enhancement after high-κ dielectric deposition in devices with low initial mobility is likely due to the facts below: 1) improvement of device contact by thermal annealing during the time-consuming atomic layer deposition (ALD) process for the high κ dielectrics; 2) reaction and cleaning effect on the surface gaseous adsorbates (humidity and oxygen, which are one of the main Coulomb impurity source) with the ALD precursors; 3) encapsulation of the conduction channels and consequent insulation from external surroundings.
Atomic vacancy healing
Apart from the long-range charged impurities, short-range scattering factors such as anion vacancy in chalcogenides is also likely one of the leading carrier scattering mechanisms. Hence, it is desired to repair them with a chemical approach based on interface and molecular engineering when contact optimization and impurity scattering are already well addressed. Figure 17 show a typical vacancy healing scheme assisted by interface engineering on dielectric and/or semiconductor with designed functional molecules. Due to the full exposure of sulfur planes, a post molecular surface modification and healing becomes realistic. By introducing a long-chain molecule with chemical group at one end attaching to SiO 2 and the other end modifying MoS 2 channel, one can form self-assembly monolayer (SAM) at the surface of 'dirty' SiO 2 dielectric (Fig. 17a) . Lou et al. intentionally modified the chemical surroundings of the conduction channels in FETs with a series of designed SAMs. 197 The higher mobility of ∼18 cm 2 V −1 s −1 was observed in the thiol group (-SH) contacted MoS 2 channels than those contacted by other groups of -OH, -SiO 2 , -CF 3 , -CH 3 and -NH 2 (Fig. 17b) , due partially to the vacancy repair effect. They concluded that the mobility improvement is a combined effect of interface-related effects of charge transfer, built-in molecular polarities, varied densities of defects, and remote interfacial phonons.
Later on, with a double-side encapsulation of MoS 2 channels by thiol group ended (3-mercaptopropy)trimethoxysilane molecules and appropriate thermal healing, Wang et al. achieved a record high room-temperature mobility of 80 cm 2 V −1 s −1 in monolayer MoS 2 . 222 By comparing the high-resolution TEM images for the healed and untreated samples (Figs. 17e and 17f) , they revealed that that the density of sulfur vacancies is largely reduced in the healed samples. Meanwhile, a remarkable enhancement in the room-temperature and low-temperature mobility is achieved in the double-side treated samples when compared with the singleside treated or untreated samples. Based on the observation and theoretical calculation, they attributed the large performance improvement as the healing effect on sulfur vacancy by the thiol group during thermal treatment. It worth noting that the above result is not merely a simple vacancy healing effect for the reasons below. Large suppression of Coulomb impurities and trap densities are simultaneously seen in their analysis, indicating the existence of cleaning effect on the channel interfaces after applying the SAM. In other word, the SAM layers can act the same role as hBN encapsulation to isolate the external Coulomb impurity scattering. It would be more reasonable to ascribe the mobility enhancement to the synergetic effects of the interface cleaning and the vacancy healing. Anyway, the proposed molecular healing strategy is a very promising technique to propel the 2D vdW semiconductors to their performance limit.
Apart from the iso-elemental repair technique, Soe et al. also proposed a novel healing technique of surface laser passivation by using a hetero-element of oxygen. 292 The basic concept is to passivate the chalcogen vacancies by adsorbed oxygen atoms which can, meanwhile, suppress the midgap states and repair the material electronic structure. They demonstrated that this technique can enhance the conductivity of monolayer WS 2 by 400 times and the photoconductivity by 150 times. 
state-of-the-art performance
We have showed that the optimization of an individual aspect leads to improved mobility. The highest device performance is attained when multiple schemes are employed. Very recently, Hone et al. carefully tackled both the issues of interfacial impurity and channel/electrode contact with a combined 'hBN encapsulation + graphene contact' scheme, as shown in Fig. 18 . A superclean interfacial condition is achieved by using a dry transfer method where the MoS 2 channel is encapsulated by high-quality vdW hBN dielectrics that act as excellent channel isolator to external Coulomb impurity sources. Furthermore, graphene is used as the contact to channels, which reduces contact considerably. Hall geometry is adopted in the characterization to further eliminate contact issue. With the delicate experimental design, they observed a record high low temperature (<5 K) mobility from 1000 to 34000 cm 2 V −1 s −1 for 1L-6L MoS 2 . 223 A high room temperature mobility from 45 to 120 cm 2 V −1 s −1 is also achieved. They conclude that the interfacial scattering centers, including both long-range Coulomb impurities and short-range defects are the limiting scattering mechanisms in the high-quality 2D samples, rather than the scattering centers within the bulk. A ultralow interfacial impurity density of 6×10 9 cm −2 is fitted for their superclean samples.
While the above results are extracted from the four-terminal measurement, Duan et al. recently confirmed the presence of high performance in the two-terminal measurement, i.e. in the practical FET device configuration, with the similar 'hBN encapsulation + graphene contact' scheme. They reported a record high RT mobility of ∼100 cm 2 V −1 s −1 and low-T mobility of >300 cm 2 V −1 s −1 in hBN sandwiched monolayer MoS 2 . 282 Impressively, extremely high low-temperature two-terminal fieldeffect mobility of 1300 cm 2 V −1 s −1 was observed in multilayer samples.
So far, the highest room temperature mobility has been achieved in 1L MX 2 chalcogenides is in WSe 2 with a value of 250 cm 2 V −1 s −1 . In this case, synergetic engineering on contact optimization by NO 2 doping and channel encapsulation by ZrO 2 top dielectric was employed. To gain a quick on the state-ofthe-art carrier mobility results achieved to date, Table 5 summarizes the works with notably high mobility. Apparently, multiple schemes of mobility engineering are used for most of them, pointing out a clear direction for performance optimization and device design.
Experimental traps and standards
Modern sciences are highly developed and involve interdisciplinary research activities. As for the research field of 2D vdW crystals, numerous chemists, physicists and materials scientists participated into this extremely active subject and stimulated inspirations. However, the lack of solid training on a specific field tends to cause low-level mistakes. Here we would like to point out some apparent 'traps' and emphasize some basic experimental standards one should follow.
Mobility overestimation in dual-gated structure
A common trap in early time is the mobility overestimation in a dual-gated FET structure, pointed out by Fuhrer and Hone. 127 Figure 19a illustrates the layout of capacitance for a dual-gated FET geometry. The capacitive coupling between the back and top gates through the large measurement pads of the top gate can lead to a significant deviation of the back-gate capacitance from its nominal parallel-plate value. In a typical device with a thin (few tens nm) high-κ top-gate dielectric, 300 nm bottom gate dielectric, and ∼(100 µm) 2 measurement pads, C pad C TG C BG . If the device is characterized by sweeping the back gate with floating the top-gate electrode, then the effective back-gate capacitance C = C BG + (C −1
Neglecting this coupling would lead to a mobility overestimation by a factor around C TG /C BG . This hidden trap has led to mobility overestimation in several early reports. 81, 106, 182, 293 As suggested by Fuhrer and Hone, 127 the correct measurement method for the dual-gated FET structure is to sweep one gate while grounding the other one such that removing the capacitive coupling effect.
Four-terminal measurement
It is often to adopt the four-terminal geometry in electronic characterization to rule out the contact issue, which may also produce experimental artifacts in some cases. The size of the exfoliated 2D vdW flakes is typically small, which often restricts one to define a long enough distance between the inner voltage collec- tion probes. Figure 19b shows a typical four-terminal layout used in experiment with comparable probe width and probe distance, which would cause large experimental error. Normally one defines the channel length by calculating the distance between the midpoints (L mid ) rather than between the near edges (L edge ) of the voltage probes. As will be seen, (L edge ) is slightly shorter but more close to the realistic channel length in most cases. Large mobility overestimation (∼2 folds) would arise if the probe width (W p ) is comparable to L edge , as shown in Fig. 18b . 194, 223 Taking into account the current crowding effect discussed in section 4.1.2, the real channel length should be L edge + 2L T , where L T is the transfer length. L T is typically in range of about 20-600 nm (dependent on channel thickness and gate bias) for the Au or Ti contacted MoS 2 MoS 2 180,232 and it is expected to be much smaller if considering the smaller ρ c for the graphene/MoS 2 contacts. 223 Since L T < L edge , a more accurate channel length should be L edge rather than the normally used L mid (∼2 L edge if W p ∼ L edge ). In a standard four-terminal measurement, the ratio of L edge to W p should be greater than 10 to guarantee an experimental error within 10%, as shown in Figs. 19c and 6a.
Barrier height extraction by thermionic emission
It is frequent to estimate the contact barrier height by using the thermionic emission theory
which enables an Arrhenius plot ln I DS = ln(AT 2 ) + q(φ SB − V DS )/(k B T ) to extract the barrier height at large V DS . For the twoterminal FETs, the basic assumptions which validate the use of the Arrhenius plot to extract barrier height are: 1) contact dominates the overall device current; and 2) Thermally assisted tunneling current is negligible. The verification of the two assumptions has been neglected in a large number of reports. For instance, the derivation of a negative barrier height of −5.7 meV at the permalloy/MoS 2 contacts contradicts the first assumption and thus is unreliable. 185 It is well known that the barrier is effective for carrier blocking only when it is higher than 3k B T . If the extracted barrier height is smaller than 3k B T , ∼ 80 meV at RT, one has to consider the validity of the original assumptions. It has been shown that for general long-channel MX 2 devices the contact resistance comprises 10-20% of the total resistance, 180 indicating the inapplicability to apply this method in most devices. To make the first assumption valid, one has to use an ultrashort channel (e.g. 50 nm long) such that the contact resistance exceeds the channel resistance. Another way to avoid the first assumption is to directly use the net contact results extracted from the four-terminal 223, 294 or transfer-line measurement 229 (Fig. 8a) .
In addition, the current injection is controlled by two components: thermionic and tunneling. The ratio between them varies with the carrier density (i.e. gate bias). At high carrier density, the channel current actually comprises a high ratio of the tunneling current, which would lead to underestimation of barrier height by using the Arrhenius plot. One may also notice that the extracted barrier value highly depends on gate bias, a signature of the involvement of tunneling current (since it is gate-bias dependent). In this sense, the extracted barrier value at the high current regime can at most be viewed as an effective parameter.
In order to suppress the tunneling component, one has to tune the device to the flat band condition. Figure 19d shows the extracted harrier height versus gate bias. Apparently, the presence of tunneling current results in underestimation of the barrier height. As suggested by Appenzeller et al., 182 a more accurate way is to plot the effective barrier height versus gate voltage and extract the turning point between the sublinear and linear regime. The value at the turning point can be more reliably adopted as the barrier height than those extracted in the conventional way.
Summary and outlook
The last few years have witnessed the significant progress on the electronic performance of 2D vdW semiconductors. With fundamental understanding in the transport physics and developing delicate mobility engineering strategies, their room temperature mobility increases rapidly from few to few hundred cm 2 V −1 s −1 . While most mobility engineering efforts are devoted to device fabrication that rely on physical methods (i.e., thermal annealing, energy level matching, hBN encapsulation, graphene contact), the chemical strategies concerning interfacial and molecular engineering remains highly unexplored.
Interface modification by growing self-assembled monolayers (SAMs) on dielectric supports 197, 222 is a very promising method to create structurally well-defined surfaces with controlled chem-ical and physical properties like composition, surface energy, hydrophobicity, etc. The use of silane chemistry allows to chemisorb alkyl substituted molecules on SiO 2 or other oxide dielectrics and to have an atomically smooth SAMs surfaces as ad-hoc support for the 2D channels in the interelectrodic channel, which is expected to minimize the density of interfacial impurities and thus the extrinsic impurity scattering. Besides, by virtue of the molecular design and engineering, more advanced functional molecules and convenient defect healing techniques are to be exploited, in order to repair the high-density chalcogen vacancies in the channels. The importance of molecular engineering is also reflected by the requirement for degenerate doping at contact area. A long-term stable doping onto the ultrathin channels is the key for realizing practical high-performance devices. In the framework of holistic mobility engineering strategies, we expect that the electronic performance of the 2D vdW semiconductors will be further propelled to the level of their intrinsic behavior. In the regards, the molecular and interfacial chemistry is a key direction to be exploited for realizing the atomic electronics.
We then remark on the potential of 2D chalcogenides in the atomic electronics in terms of the electronic performance. In deeply downscaled bulk silicon FETs, the channels are heavily doped to reduce the depletion length and thus the channel mobility degrades accordingly due to the scattering from high-density dopants insides. The hole and electron mobility is only about 200-300 cm 2 V −1 s −1 . 295 In FETs made of ultrathin 2D channels, they operate in a fully depleted mode and only lightly doping is required. No considerable mobility degradation is expected to occur. From the point view of engineering, any 2D semiconductors could be electronically favorable in constructing FETs if the mobility is higher than or approaches the value of heavily doped silicon FETs. Recently a high hole mobility of 250 cm 2 V −1 s −1 has been reached in monolayer WSe 2 at room temperature, 280 indicating that the 2D semiconductors are electronically promising for next-generation microelectronics.
Apart from the applications in integrated circuits, the constant improvement on mobility would also benefit the 2D vdW semiconductors for other applications where the thickness of monolayer is not necessarily required, such as for the radio frequency circuits and the driving FET arrays in flat-panel displays. 131 For instance, from multilayer MoS 2 flakes it is easy to achieve a high mobility of 100 cm 2 V −1 s −1 that is generally higher than the prevailing amorphous silicon, InGaZnO, [296] [297] [298] [299] and actively developed organic materials.
Furthermore, the elevated electronic performance would be favorable for broad potential applications in optoelectronics such as monolayer light emitting diodes, photodetectors and gas sensors. In general, higher mobility would allow for higher operating current and device performance. In particular if molecules with self-assembly ability on the vdW semiconductors can be developed, novel superlattices with periodic molecule/vdW material structure and designed functions would be possible. In this sense, the mobility engineering can extend the application fields of the 2D vdW semiconductors. With constant mobility and molecular engineering, we believe that the 2D vdW would generate numerous novel applications in near future.
In conclusion, we reviewed recent progress on the charge transport properties of FETs based on 2D chalcogenide semiconductors, in particular by unraveling the role of thickness on their carrier mobility. We discussed the physical origins and strategies devised for mobility engineering, with the ultimate goal of developing device with performance beyond the state-of-the-art. Specifically, various Coulomb impurities including gaseous adsorbates, dangling bonds/chemical groups of dielectric and other surficial residues are the main scattering centers. Contact quality also plays a role as crucial as Coulomb impurities that affects mobility. Besides, vacancy healing could be used as an additional strategy to further improve device performance when both the contact and interface surroundings are optimized. The synergistic improvement of fundamental physico-chemical properties of 2D chalcogenides (chemical composition, spatial distribution and nature of structural and electronic defects, etc) and their interfacing with chemically optimized dielectric supports and functionalized electrodes (to suppress scattering centers, to tailor their environment, and to optimize contact resistance via lowering injection barrier), is the best solution to improves carrier mobility. We conclude that all the above adverse transport factors have to be optimized or suppressed in order to achieve technologically viable atomically thin body FETs and other novel (opto)electronic devices. The review sheds an in-depth light onto the charge transport behavior of the 2D semiconductors and would guide future performance optimization and device design. Table 6 Carrier mobility values of 2D chalcogenides with slight or no mobility engineering, roughly listed in ascending orders of preparation method (mechanically exfoliated or synthesized) and channel thickness (numbers of layers NL or nanometers), and in a descending order of room temperature mobility.
